

**APPLICATION FOR UNITED STATES PATENT**

**INVENTORS:** Lloyd E. Thorsbakken  
Larry L. Byers  
Michael R. Overley

**INVENTION: LOGICAL PCI BUS**


**DOCKET  
NUMBER:** RA 5372 (33012/317/101)

**CUSTOMER  
NUMBER:** 27516

Unisys Corporation  
Charles A. Johnson  
P O Box 64942 - MS 4773  
St. Paul, MN 55164  
Attorney for Applicant  
Reg. No.: 20,852

**SPECIFICATION**

CERTIFICATE UNDER 37 CFR 1.10: The undersigned hereby certifies that this transmittal letter and the paper of papers, as described hereinabove, are being deposited in the United States Postal Service, "Express Mail Post Office to Addressee" having an Express Mail mailing label number of EF387780209US in an envelope addressed to: ASSISTANT COMMISSIONER OF PATENTS, Washington, D.C. 20231 on the 16<sup>th</sup> day of August, 2001.

  
Charles A. Johnson

09931710-081601

**LOGICAL PCI BUS****CROSS REFERENCE TO CO-PENDING APPLICATIONS**

5 The present application is related to co-pending U.S. Patent Application Serial  
No. 09/651,488 filed August 30, 2000, entitled Method for Managing Flushes with  
the Cache, assigned to the assignee of the present invention and incorporated herein  
by reference.

**BACKGROUND OF THE INVENTION**

10 **1. Field of the Invention:** - The present invention relates generally to data  
processing systems employing bussed architectures and more particularly relates to  
such systems having multiple memory busses.

**2. Description of the Prior Art:** - It is known in the art that busses reduce  
the number of components over straight point-to-point interconnections, because  
15 various components are time shared. However, as a result of this time sharing, the  
transfer speed of the bus becomes significant as a potential limiting factor with regard  
to system performance.

The factors involved in high performance bus designs are primarily related to  
the basic physics of electronic information transfer. Most especially these include bus  
20 length, power dissipation, distributed capacitance, number of bus connections,  
various "tuning" characteristics, etc.

Oftentimes, these factors act at cross purposes. For example, increased spacing of bussed components decreases performance. In compensation therefore, greater transfer energies can be utilized. However, such increased transfer energy generates more heat which needs to be dissipated. A primary method of increasing heat  
5 dissipation capacity is through the increase of bus component spacing. Those of skill in the art will readily appreciate many other interrelationships of the various design factors.

Quite often larger scale systems benefit from architectures having multiple busses. This is particularly the case for systems having multiple instruction  
10 processors, multiple input/output processors, and multiple component hierarchical memory structures.

Because of the disparate natures of these different system components, the associated bussing designs have differing characteristics. For example, the various busses may have different transfer rates, different widths (i.e., number of independent  
15 bit positions), different control protocols, etc. As a result, optimization of multiple busses within a given system tends to be extremely difficult.

### **SUMMARY OF THE INVENTION**

The present invention overcomes the problems found in the prior art by providing a method of and apparatus for combining a plurality of individual lower speed busses to produce a single higher speed bus. This is accomplished through the use of the concept of "logical bus" wherein a given logical bus may be implemented using one or more physical busses.

In accordance with the preferred mode of practicing the present invention, the circuitry, called "Fast PCI Bridge Logic" is contained within a Direct I/O Bridge Extended (DBX) ASIC, which is installed on a printed circuit board assembly (PCA) that is in a Fast PCI Bridge module. The Fast PCI Bridge module provides three logical Peripheral Component Interconnect (PCI) Bus Interfaces to three SubDIB modules. Each SubDIB contains one logical PCI bus. Each PCI bus provides four card slot connections for PCI add-in cards.

The DBX ASIC contains all the necessary hardware to perform the bridge function between the Memory Input/Output (MIO) Bus and the PCI agents, an Input/Output Advanced Programmable Interrupt Controller (APIC) logic, PCI configuration Space, and Host generated PCI operations.

Each PCI Bus appears as an independent bridge to the software with its own configuration space. Each PCI Bus runs independent of the other PCI busses with separate arbitration logic.

The DBX ASIC also contains a single set of Interrupt handling logic (I/O APIC) that cover all three PCI Busses and one set of compatibility logic interrupts. There are four interrupt pins per PCI bus and 11 interrupt pins for the compatibility logic (24 pins). The I/O APIC logic has its own configuration space and shall be software  
5 compatible with the Intel Advanced Programmable Interrupt Controller like the 82489DX.

The fast PCI bridge module is connected to the system via the MIO bus, a point to point interface, to the POD. The MIO bus is a 100MHz synchronous control interface (10ns cycle) with a source synchronous data interface that transfers 64 bits  
10 of data at 200MHz (two 64 bit data words every 10ns).

The DBX ASIC provides five physical 64 bit PCI bus interfaces, one 33MHz bus and four 66MHz busses. The 33MHz PCI bus supports four PCI add-in cards. Each logical 66MHz Pci bus supports four PCI add-in cards using two 33MHz physical busses, with each physical bus supporting two PCI add-in cards. To accomplish  
15 connectivity of four add-in cards per 66 MHz bus and satisfy electrical integrity, stability and bus propagation time at 66MHz, two physical busses with two PCI add-in cards each are required.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

Other objects of the present invention and many of the attendant advantages of the present invention will be readily appreciated as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings, in which like reference numerals designate like parts throughout the figures thereof and wherein:

**FIG. 1** is an overall block diagram of a fully populated system in accordance with the present invention;

**FIG. 2** is a schematic block diagram of one pod;

**FIG. 3** is a schematic block diagram of one instruction processor along with its dedicated system controller;

**FIG. 4** is a detailed diagram of the system showing primary data paths involved in the preferred mode of the present invention;

**FIG. 5** is a detailed diagram showing the distinction between physical and logical busses;

**FIG. 6A** is a table showing the maximum transfer rates of each of the busses;

**FIG. 6B** is a table showing the options available for handling the various add-on cards; and

**FIG. 7** is detailed diagram showing the preferred mode of the present invention.

## **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

**FIG. 1** is an overall block diagram of fully populated data processing system  
5 according to the preferred mode of the present invention. This corresponds to the  
architecture of a commercial system of Unisys Corporation termed "Voyager".

The main memory of the system consists of up to four memory storage units,  
MSU 10, MSU 12, MSU 14, and MSU 16. Being fully modular, each of these four  
memory storage units is "stand-alone" and independent of one another. Each has a  
10 separate point-to-point dedicated bi-directional interface with up to four "pods", POD  
18, POD 20, POD 22, POD 24. Again, each of the up to four pods is separate and  
independent of one another.

The contents of POD 20 are shown by way of example. For the fully populated  
system, POD 18, POD 22, and POD 24 are identical to POD 20. The interface between  
15 POD 20 and each of the four memory storage units (i.e., MSU 10, MSU 12, MSU 14,  
and MSU 16), is via a third level cache memory designated cached interface, CI 26, in  
this view. CI 26 couples with two input/output controllers, I/O Module 44 and I/O  
Module 46, and two sub-pods, SUB 28 and SUB 30. A more detailed explanation of  
the POD 20 is provided below.

20 The above described components are the major data handling elements of the  
system. In the fully populated system shown, there are sufficient components of each  
type, such that no single hardware failure will render the complete system

inoperative. The software employed within the preferred mode of the present system utilizes these multiple components to provide enhanced reliability for long term operation.

The remaining system components are utilitarian rather than data handling.

5 System Oscillator 32 is the primary system time and clocking standard. Management System 34 controls system testing, maintenance, and configuration. Power Controller 36 provides the required electrical power. System Oscillator 38, Management System 40, and Power Controller 42 provide completely redundant backup capability.

**FIG. 2** is a more detailed block diagram of POD 20. The level three cache

10 memory interfaces directly with the memory storage units via TLC Controller 26 (see also Fig. 1). The actual storage for the level three cache memory is TLC SRAMS 48. As indicated this static random access memory consists of eight 16 byte memory chips.

Subpod 28 and subpod 30 each contain up to two individual instruction

15 processors. These are designated Voyager IP 50, Voyager IP 52, Voyager IP 54, and Voyager IP 56. As explained in detail below, each contains its own system controller. In accordance with the preferred mode of the present invention, these instruction processors need not all contain an identical software architecture.

**FIG. 3** is a more detailed block diagram of Voyager IP 50, located within

20 Subpod 28, located within POD 20 (see also Figs. 1 and 2). As explained above, each instruction processor has a dedicated system controller having a dedicated level two cache memory. Instruction processor 64 has two dedicated level one cache memories



(not shown in this view). One level one cache memory is a read-only memory for program instruction storage. Instruction processor 64 executes its instructions from this level one cache memory. The other level one cache memory (also not shown in this view) is a read/write memory for operand storage.

5           Instruction processor 64 is coupled via its two level one cache memories and dedicated system controller 58 to the remainder of the system. System controller 58 contains input logic 74 to interface with instruction processor 64. In addition, data path logic 70 controls movement of the data through system controller 58. The utilitarian functions are provided by Locks, Dayclocks, and UPI 62.

10           The remaining elements of system controller 58 provide the level two cache memory functions. SLC data ram 66 is the data actual storage facility. Control logic 70 provides the cache management function. SLC tags 72 are the tags associated with the level two cache memory. FLC-IC Dup. Tags 76 provides the duplicate tags for the level one instruction cache memory of instruction processor 64. Similarly, FLC-OC  
15 Dup. Tags 78 provides the duplicate tags for the level one operand cache memory of instruction processor 64. For a more complete discusses of this duplicate tag approach, reference may be made with the above identified co-pending and incorporated U.S. Patent Applications.

20           **FIG. 4** is a detailed functional diagram showing the primary data paths of the preferred mode of the present invention. Emphasized is the construction of PODO 18 which is shown in detail. The remaining POD's are similar.

Interface from PODo 18 to MSUo 10, MSU1 12, MSU2 14, and MSU3 16 is via crossbar switch 80, which contains cache memories 82 and 84 related to Subpod 86 (along with fast PCI bridge 0 126) and Subpod 88 (along with fast PCI bridge 1 128), respectively. Subpod 86 contains instruction processors 106, 108, 110, and 112 serviced by caches 98 and 100 along with SRAM's 90 and 92, whereas Subpod 88 contains instruction processors 114, 116, 118, and 120 serviced by caches 102 and 104 along with SRAM's 94 and 96.

The input/output section, employing the preferred mode of the present invention, consists of fast PCI bridge 0 126 and fast PCI bridge 1 128. Memory access is via crossbar 80, as shown. Direct I/O Bridge Extended (DBX) ASIC 130 is the heart of fast PCI bridge 126 and DBX ASIC 132 is the heart of fast PCI bridge 128. Each DBX ASIC (i.e., 130 and 132) is coupled to up to 12 individual cards via three dual PCI busses, as shown. These are discussed in further detail below.

POD3 24 is similar to PODo 18 but is shown in much less detail for clarity. It supports Bridge6 134 and Bridge7 136, as shown.

**FIG. 5** is detailed diagram showing the basic layout of Motherboard 138 of DBX ASIC 130. It is coupled to the remainder of the system via Memory Input/Output Connector 140 (See also Fig. 4). Internal memory input/output bus 150 has a basic data rate of 100MHz transfers of parallel words providing a 1.6 gigabyte transfer rate.

Internal memory input/output bus 150 couples directly to Direct I/O Bridge Extended ASIC 142, which provides protocol conversion of multiplexing for the

possible 12 input/output cards supportable by Motherboard 138. These functions are produced by PCI Busses 1, 2, and 3, as shown. PCI busses 1 and 2 are each divided into an A Bus and a B Bus. Each of these four busses can support 33MHz or 66MHz transfers rates, as discussed below in greater detail. PCI bus 2, for example has an A Bus 156 and a B Bus 154. PCI Bus 3 is a single bus only supporting 33MHz transfer rate.

Each of the PCI busses is coupled to a SubDIB connector (i.e., 148, 146, and 144, respectively), as shown. Each of these three SubDIB connector can support up to four input/output cards. SubDIB connector 148 supports card slots 180, 178, 176, and 174. Similarly, SubDIB connector 146 supports card slots 172, 170, 168, and 166, and SubDIB connector 144 supports card slots 164, 162, 160, and 158.

**FIG. 6A** is table 182 showing the total throughput capacities of each of the three PCI busses (See also Fig. 5). Row 184 specifies the basic word transfer rate, wherein PCI Busses can support either 33MHz or 66MHz transfer rates. Element 186 indicates that PCI Bus 3 can only support 33MHz transfer rate.

Row 188 shows the word width wherein each bus can support either 32 bit or 64 bit word widths. Row 190 shows the resulting byte transfer rates for each combination of basic word transfer rate and word width.

**FIG. 6B** is a table 192 showing the mix of cards for each of the three PCI busses (See also Fig. 5). PCI Bus 1, for example, can support up to four cards of either 33MHz or 66MHz. PCI Bus 2 has a similar capacity. PCI Bus 3, on the other hand, can support four cards of only 33MHz. Column 194 shows the total number of cards

supportable by the entire motherboard. The three possible combinations are: 12 33MHz cards; eight 33 MHz cards and four 66 MHz cards; and four 33MHz cards and eight 66 MHz cards.

**FIG. 7** is a detailed schematic diagram showing how physical busses are configured as logical busses. Logical DBX ASIC 196 has logical input register 200 and logical output register 198, which correspond to the associated physical components (See also Fig. 5).

Selector 202 permits selection of either receiver 206 coupled to Bus B 216 or receiver 210 coupled to Bus A 218 for transfer to logical input register 200. In effect, selector 202 can thus simulate a 66MHz transfer rate from two inputs (i.e., receiver 206 and receiver 210) each operating at 33MHz.

Similarly, transmitters 204 and 208 are alternately enabled by enables 212 and 214 to receive 66MHz data transfers as two 33MHz inputs. Pull-up resistors 220 and 222 provide for rapid coupling of Bus A 218 and Bus A 216 to logical halves 226 and 224, respectfully, of the SubDIB. Logical half 226 contains logical card slots 232 and 234, whereas logical half 224 contains card slots 228 and 230.

Having thus described the preferred embodiments in sufficient detail for those of skill in the art to make and use the present invention, those of skill in the art will be readily able to apply the teachings found herein to yet other embodiments within the scope of the claims hereto attached.

**WE CLAIM:**